Introduction
The electrical phase change memory (PCM, originally known as the Ovonic memory) has been revitalized as one of next-generation non-volatile memory devices. [1] It relies on the reversible transitions between amorphous (reset) and crystalline (set) phases of Te-based chalcogenide semiconductors such as Ge 2 Sb 2 Te 5 and Ge 1 Sb 2 Te 4 . The electrical resistivities of two solid phases differ by a factor of 10 4 -10 6 which yields a large sensing margin. By recent remarkable progresses of the reduction of operating current and the increase of writing speed, PCM has been placed near the verge of commercialization. [2, 3] However, there still remain problems about the device reliability. For instance, the large resistance variations and even malfunctions at successive set and reset operations deteriorate the read operation and limit the device cyclability as well. [4] The threshold voltage V th at which an amorphous chalcogenide semiconductor is abruptly switched from a high-resistance to a low-resistance state, is one of the key parameters for designing a device. The consistency of V th is quite important to the reliable operation of PCM because the voltage pulse larger than V th should be applied for the set operation in PCM. In this paper, the fluctuation in V th during successive switching cycles was examined in an offset-type phase change memory device with a Ge 1 Sb 2 Te 4 / TiN cell structure and its origin was discussed. In addition, we demonstrated a significant reduction in V th fluctuation by inserting a high-resistive TiON layer between Ge 1 Sb 2 Te 4 and TiN layers, which is expected to improve the cyclability of device.
Experimental
An offset-type phase change memory device was fabricated, as shown in Fig. 1 . The key process steps are listed Table I . In order to measure V th , the fabricated device was reversibly switched between crystalline (set) and amorphous (reset) phases using a pulse generator (Agilent  81110A   TM ) and a voltage/current source measuring unit (Keithley 236 TM ). The voltage pulses were varied from 2.0 -5.0V for the reset operations, while having the pulse width fixed at 70 nsec. Upon completion of a reset operation, the device was subject to a current sweeping from 0 to 5 mA (time / current step = 1 msec / 25 µA). An I-V curve with a threshold switching was obtained and the value of V th was determined, accordingly. Figs. 2(a) and 2(b) represent the schematic circuit and the block diagrams for the V th measurement, respectively. Figure 3 (a) depicts the resistance change with switching counts in the device with a 90 nm contact hole, where it is identified that the resistance difference between set and reset states is as large as 10 1 -10 2 orders. After each reset operation, the typical I-V curve could be obtained. Representatively, Fig. 3(b) shows I-V switching curves after 6 th and 11 th reset operations. Although not shown here, the devices with 50 and 500 nm contact holes had yielded similar results. From the threshold switching I-V curves, V th 's were determined and plotted as a function of number of reset operations in Fig. 4(a) . The V th 's in all devices significantly fluctuate with reset cycles. It was revealed that the values of V th have no relationship with those of V reset but depend strongly on the reset-state resistance R reset [i.e. V th ~ log (R reset )] as shown in Fig. 4(b) . This result indicates that the observed fluctuation in V th may be accounted for by a large variation in R reset after each reset operation.
Results and Discussion

V th Fluctuation
Inherently, it is difficult to maintain a constant current flow in voltage-operated devices, esp. in a resistive device like phase change memory. Accordingly, the reset current I reset tends to fluctuate at each reset operation. This fluctuating I reset would render temporally and spatially varying temperature profiles and in turn, melt-quenched phases (reset-state) with various microstructures such as mixtures of crystalline and amorphous phases or amorphous phases with different short-range orders, resulting in various R reset 's.
The proportional relationship between R reset and V th may be explained on the basis of above reasoning; as the fraction of a crystalline phase or the degree of ordering in an amorphous phase becomes higher (as the R reset becomes lower), the voltage required for switching (V th ) is reduced further because the effective volume of amorphous region to be switched or the number of traps to be filled for switching is decreased, respectively.
Reduction of V th Fluctuation
A remarkable reduction in V th fluctuation was achieved with a device designed to produce an enhanced Joule heating. Based on a one-dimensional heat conduction model [5] , the device was made to have an additional high-resistive Although the detailed mechanism is being investigated, this stabilization of V th may be attributed to the thermostatic effect from the enhanced Joule heating and the effective heat-confinement of TiON layer. Due to the high resistivity and low thermal conductivity of TiON layer, the more heat is generated while it is slowly dissipated during the reset operation. Such a temporarily thermostatic effect may yield a chance to make a uniform temperature profile so that the variation of R reset is smaller [ Fig. 5(b) ], reducing the fluctuation in V th .
Conclusions
The V th fluctuation during successive cycles is an inherent phenomenon in amorphous chalcogenide semiconductors with threshold switching characteristics esp. when the switching operation is based on the voltage pulse and is detrimental to the reliable device operations. It is proved in this study that such a fluctuation is attributed to the inconsistent resistance R reset at reset-state (melt-quenched amorphous phase). By inserting a high-resistive TiON layer between Ge 1 Sb 2 Te 4 and TiN layers, the V th fluctuation was remarkably reduced, which gives a great promise to improve the cyclability of device. 
